Name |
Last commit
|
Last update |
---|---|---|
architecture | ||
backends | ||
bigsim | ||
equiv | ||
frontends | ||
misc | ||
regression | ||
simple | ||
verific | ||
.gitignore | ||
Makefile | ||
README.md | ||
report.py |
Testing problems: 1.scc_feedback - Feedback is detected not in each case(with different options). 2.splice/splice_port - No any changes in the dump after splice -port command. 3.test_cell/test_cell_macc - ERROR: Assert `port_declared == true' failed in kernel/rtlil.cc:1352.
Name |
Last commit
|
Last update |
---|---|---|
architecture | Loading commit data... | |
backends | Loading commit data... | |
bigsim | Loading commit data... | |
equiv | Loading commit data... | |
frontends | Loading commit data... | |
misc | Loading commit data... | |
regression | Loading commit data... | |
simple | Loading commit data... | |
verific | Loading commit data... | |
.gitignore | Loading commit data... | |
Makefile | Loading commit data... | |
README.md | Loading commit data... | |
report.py | Loading commit data... |