Skip to content

Y
yosys-tests
Commit f0c68fc5 by Eddie Hung
Options

More testing

parent 2eae2bac
Showing with 104 additions and 63 deletions
architecture/synth_xilinx_srl/testbench.v
...@@ -18,8 +18,8 @@ module testbench; ...@@ -18,8 +18,8 @@ module testbench;
reg [`N-1:0] a; reg [`N-1:0] a;
reg e; reg e;
wire [`N-1:0] y1, y2, y3, y4, y5, y6; wire [`N-1:0] y1, y2, y3, y4, y5, y6, y9, y10;
wire [`N-1:0] z1, z2, z3, z4, z5, z6; wire [`N-1:0] z1, z2, z3, z4, z5, z6, z9, z10;
top rtl ( top rtl (
.clk (clk ), .clk (clk ),
...@@ -30,7 +30,9 @@ module testbench; ...@@ -30,7 +30,9 @@ module testbench;
.z3 (y3), .z3 (y3),
.z4 (y4), .z4 (y4),
.z5 (y5), .z5 (y5),
.z6 (y6) .z6 (y6),
.z9 (y9),
.z10 (y10)
); );
synth uut ( synth uut (
...@@ -42,7 +44,9 @@ module testbench; ...@@ -42,7 +44,9 @@ module testbench;
.z3 (z3), .z3 (z3),
.z4 (z4), .z4 (z4),
.z5 (z5), .z5 (z5),
.z6 (z6) .z6 (z6),
.z9 (z9),
.z10 (z10)
); );
always @(negedge clk) always @(negedge clk)
...@@ -50,6 +54,8 @@ module testbench; ...@@ -50,6 +54,8 @@ module testbench;
generate generate
genvar i; genvar i;
// FIXME: https://github.com/YosysHQ/yosys/issues/873
//for (i = 0; i < `N; i=i+1) begin
for (i = 1; i < `N; i=i+1) begin for (i = 1; i < `N; i=i+1) begin
always @(posedge clk) always @(posedge clk)
a[i] <= $random; a[i] <= $random;
...@@ -65,6 +71,10 @@ module testbench; ...@@ -65,6 +71,10 @@ module testbench;
assert_dff z5n_test(.clk(~clk), .test(z5[i]), .pat(y5[i])); assert_dff z5n_test(.clk(~clk), .test(z5[i]), .pat(y5[i]));
assert_dff z6p_test(.clk(clk), .test(z6[i]), .pat(y6[i])); assert_dff z6p_test(.clk(clk), .test(z6[i]), .pat(y6[i]));
assert_dff z6n_test(.clk(~clk), .test(z6[i]), .pat(y6[i])); assert_dff z6n_test(.clk(~clk), .test(z6[i]), .pat(y6[i]));
assert_dff z9p_test(.clk(clk), .test(z9[i]), .pat(y9[i]));
assert_dff z9n_test(.clk(~clk), .test(z9[i]), .pat(y9[i]));
assert_dff z10p_test(.clk(clk), .test(z10[i]), .pat(y10[i]));
assert_dff z10n_test(.clk(~clk), .test(z10[i]), .pat(y10[i]));
end end
endgenerate endgenerate
......
architecture/synth_xilinx_srl/top.v
`include "defines.vh" `include "defines.vh"
module template(input clk, input a, input er, output z); module template #(parameter width=1) (input clk, input [width-1:0] a, input er, output [width-1:0] z);
parameter inferred = 0; parameter inferred = 0;
parameter init = 0; parameter init = 0;
parameter neg_clk = 0; parameter neg_clk = 0;
parameter len = 1; parameter depth = 1;
parameter er_is_reset = 0; parameter er_is_reset = 0;
generate generate
if (inferred == 0) begin if (inferred == 0) begin
wire [len:0] int; wire [depth:0] int [width-1:0];
assign int[0] = a;
genvar i; genvar j;
for (i = 0; i < len; i=i+1) begin for (j = 0; j < width; j=j+1) begin
if (neg_clk) assign int[j][0] = a[j];
if (!er_is_reset) genvar i;
\$_DFFE_NP_ r(.C(clk), .D(int[i]), .E(er), .Q(int[i+1])); for (i = 0; i < depth; i=i+1) begin
else if (neg_clk)
\$_DFF_NP0_ r(.C(clk), .D(int[i]), .R(er), .Q(int[i+1])); if (!er_is_reset)
else \$_DFFE_NP_ r(.C(clk), .D(int[j][i]), .E(er), .Q(int[j][i+1]));
if (!er_is_reset) else
\$_DFFE_PP_ r(.C(clk), .D(int[i]), .E(er), .Q(int[i+1])); \$_DFF_NP0_ r(.C(clk), .D(int[j][i]), .R(er), .Q(int[j][i+1]));
else else
\$_DFF_PP0_ r(.C(clk), .D(int[i]), .R(er), .Q(int[i+1])); if (!er_is_reset)
\$_DFFE_PP_ r(.C(clk), .D(int[j][i]), .E(er), .Q(int[j][i+1]));
else
\$_DFF_PP0_ r(.C(clk), .D(int[j][i]), .R(er), .Q(int[j][i+1]));
end
assign z[j] = int[j][depth];
end end
assign z = int[len];
end end
else begin else begin
reg [len-1:0] int; reg [depth-1:0] int [width-1:0];
if (init) begin
genvar i;
for (i = 0; i < len; i=i+1)
initial int[i] = ~(i % 2);
end
if (len == 1) begin genvar j;
if (neg_clk) begin for (j = 0; j < width; j=j+1) begin
if (!er_is_reset) begin if (init) begin
always @(negedge clk) if (er) int <= a; genvar i;
end for (i = 0; i < depth; i=i+1)
else begin initial int[j][i] = ~((i+j) % 2);
always @(negedge clk or posedge er) if (er) int <= 1'b0; else int <= a;
end
end end
else begin
if (!er_is_reset) begin if (depth == 1) begin
always @(posedge clk) if (er) int <= a; if (neg_clk) begin
end if (!er_is_reset) begin
else begin always @(negedge clk) if (er) int[j] <= a[j];
always @(posedge clk or posedge er) if (er) int <= 1'b0; else int <= a; end
end else begin
end always @(negedge clk or posedge er) if (er) int[j] <= 1'b0; else int[j] <= a[j];
assign z = int; end
end
else begin
if (neg_clk) begin
if (!er_is_reset) begin
always @(negedge clk) if (er) int <= { int[len-2:0], a };
end end
else begin else begin
always @(negedge clk or posedge er) if (er) int <= 'b0; else int <= { int[len-2:0], a }; if (!er_is_reset) begin
always @(posedge clk) if (er) int[j] <= a[j];
end
else begin
always @(posedge clk or posedge er) if (er) int[j] <= 1'b0; else int[j] <= a[j];
end
end end
assign z[j] = int[j];
end end
else begin else begin
if (!er_is_reset) begin if (neg_clk) begin
always @(posedge clk) if (er) int <= { int[len-2:0], a }; if (!er_is_reset) begin
always @(negedge clk) if (er) int[j] <= { int[j][depth-2:0], a[j] };
end
else begin
always @(negedge clk or posedge er) if (er) int[j] <= 'b0; else int[j] <= { int[j][depth-2:0], a[j] };
end
end end
else begin else begin
always @(posedge clk or posedge er) if (er) int <= 'b0; else int <= { int[len-2:0], a }; if (!er_is_reset) begin
always @(posedge clk) if (er) int[j] <= { int[j][depth-2:0], a[j] };
end
else begin
always @(posedge clk or posedge er) if (er) int[j] <= 'b0; else int[j] <= { int[j][depth-2:0], a[j] };
end
end end
assign z[j] = int[j][depth-1];
end end
assign z = int[len-1];
end end
end end
endgenerate endgenerate
endmodule endmodule
module top(input clk, input [`N-1:0] a, input e, r, output [`N-1:0] z1, z2, z3, z4, z5, z6, z7, z8); module top(input clk, input [`N-1:0] a, input e, r, output [`N-1:0] z1, z2, z3, z4, z5, z6, z7, z8, z9, z10);
generate generate
genvar i; genvar i;
for (i = 0; i < `N; i=i+1) begin : pos_clk_no_enable_no_init_not_inferred for (i = 0; i < `N; i=i+1) begin : pos_clk_no_enable_no_init_not_inferred
template #(.len(i+1)) sr(clk, a[i], 1'b1, z1[i]); if (i <= 1 || i == 14 || i == 15 || i == 16 || i == 30 || i == 31 ||
i == 46 || i == 47 || i == 62 || i == 63 || i == 78 || i == 79 ||
i == 94 || i == 95 || i == 100 || i == 101 || i >= 126)
template #(.depth(i+1)) sr(clk, a[i], 1'b1, z1[i]);
end end
for (i = 0; i < `N; i=i+1) begin : pos_clk_with_enable_no_init_not_inferred for (i = 0; i < `N; i=i+1) begin : pos_clk_with_enable_no_init_not_inferred
template #(.len(i+1)) sr(clk, a[i], e, z2[i]); if (i<= 1 || i == 14 || i == 15 || i == 16 || i == 30 || i == 31 ||
i == 46 || i == 47 || i == 62 || i == 63 || i == 78 || i == 79 ||
i == 94 || i == 95 || i == 100 || i == 101 || i >= 126)
template #(.depth(i+1)) sr(clk, a[i], e, z2[i]);
end end
for (i = 0; i < `N; i=i+1) begin : pos_clk_with_enable_with_init_inferred for (i = 0; i < `N; i=i+1) begin : pos_clk_with_enable_with_init_inferred
template #(.len(i+1), .inferred(1), .init(1)) sr(clk, a[i], e, z3[i]); if (i <= 1 || i == 14 || i == 15 || i == 16 || i == 30 || i == 31 ||
i == 46 || i == 47 || i == 62 || i == 63 || i == 78 || i == 79 ||
i == 94 || i == 95 || i == 100 || i == 101 || i >= 126)
template #(.depth(i+1), .inferred(1), .init(1)) sr(clk, a[i], e, z3[i]);
end end
for (i = 0; i < `N; i=i+1) begin : neg_clk_no_enable_no_init_not_inferred for (i = 0; i < `N; i=i+1) begin : neg_clk_no_enable_no_init_not_inferred
template #(.len(i+1), .neg_clk(1)) sr(clk, a[i], 1'b1, z4[i]); if (i <= 1 || i == 14 || i == 15 || i == 16 || i == 30 || i == 31 ||
i == 46 || i == 47 || i == 62 || i == 63 || i == 78 || i == 79 ||
i == 94 || i == 95 || i == 100 || i == 101 || i >= 126)
template #(.depth(i+1), .neg_clk(1)) sr(clk, a[i], 1'b1, z4[i]);
end end
for (i = 0; i < `N; i=i+1) begin : neg_clk_no_enable_no_init_inferred for (i = 0; i < `N; i=i+1) begin : neg_clk_no_enable_no_init_inferred
template #(.len(i+1), .neg_clk(1), .inferred(1)) sr(clk, a[i], 1'b1, z5[i]); if (i <= 1 || i == 14 || i == 15 || i == 16 || i == 30 || i == 31 ||
i == 46 || i == 47 || i == 62 || i == 63 || i == 78 || i == 79 ||
i == 94 || i == 95 || i == 100 || i == 101 || i >= 126)
template #(.depth(i+1), .neg_clk(1), .inferred(1)) sr(clk, a[i], 1'b1, z5[i]);
end end
for (i = 0; i < `N; i=i+1) begin : neg_clk_with_enable_with_init_inferred for (i = 0; i < `N; i=i+1) begin : neg_clk_with_enable_with_init_inferred
template #(.len(i+1), .neg_clk(1), .inferred(1), .init(1)) sr(clk, a[i], e, z6[i]); if (i <= 1 || i == 14 || i == 15 || i == 16 || i == 30 || i == 31 ||
i == 46 || i == 47 || i == 62 || i == 63 || i == 78 || i == 79 ||
i == 94 || i == 95 || i == 100 || i == 101 || i >= 126)
template #(.depth(i+1), .neg_clk(1), .inferred(1), .init(1)) sr(clk, a[i], e, z6[i]);
end end
// Check that use of resets block shreg // Check that use of resets block shreg
(* keep *) (* keep *)
template #(.len(`N), .er_is_reset(1)) pos_clk_no_enable_no_init_not_inferred_with_reset(clk, a[`N-1], r, z7[`N-1]); template #(.depth(`N), .er_is_reset(1)) pos_clk_no_enable_no_init_not_inferred_with_reset(clk, a[`N-1], r, z7[`N-1]);
(* keep *)
template #(.depth(`N), .neg_clk(1), .inferred(1), .init(1), .er_is_reset(1)) neg_clk_no_enable_with_init_with_inferred_with_reset(clk, a[`N-1], r, z8[`N-1]);
// Check multi-bit works
(* keep *)
template #(.depth(`N), .width(`N)) pos_clk_no_enable_no_init_not_inferred_N_width(clk, a, r, z9);
(* keep *) (* keep *)
template #(.len(`N), .neg_clk(1), .inferred(1), .init(1), .er_is_reset(1)) neg_clk_no_enable_with_init_with_inferred_with_reset(clk, a[`N-1], r, z8[`N-1]); template #(.depth(`N), .width(`N), .neg_clk(1), .inferred(1), .init(1)) neg_clk_no_enable_with_init_with_inferred_N_width(clk, a, r, z10);
endgenerate endgenerate
endmodule endmodule
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment