Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
efa1a513
Commit
efa1a513
authored
Jul 13, 2019
by
Eddie Hung
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Failures to exit with nonzero, add ice40_abc9
parent
5560220a
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
2 deletions
+8
-2
bigsim/run.sh
+8
-2
No files found.
bigsim/run.sh
View file @
efa1a513
...
@@ -36,6 +36,10 @@ case "$2" in
...
@@ -36,6 +36,10 @@ case "$2" in
yosys
-ql
synthlog.txt
-p
"synth_ice40 -top
$TOP
; write_verilog synth.v"
$rtl_files
yosys
-ql
synthlog.txt
-p
"synth_ice40 -top
$TOP
; write_verilog synth.v"
$rtl_files
iverilog_cmd
=
"
$iverilog_cmd
synth.v
$TECHLIBS_PREFIX
/ice40/cells_sim.v"
iverilog_cmd
=
"
$iverilog_cmd
synth.v
$TECHLIBS_PREFIX
/ice40/cells_sim.v"
;;
;;
ice40_abc9
)
yosys
-ql
synthlog.txt
-p
"synth_ice40 -abc9 -top
$TOP
; write_verilog synth.v"
$rtl_files
iverilog_cmd
=
"
$iverilog_cmd
synth.v
$TECHLIBS_PREFIX
/ice40/cells_sim.v"
;;
*
)
*
)
exit
1
exit
1
;;
;;
...
@@ -48,19 +52,20 @@ $iverilog_cmd
...
@@ -48,19 +52,20 @@ $iverilog_cmd
if
[
$?
!=
0
]
;
then
if
[
$?
!=
0
]
;
then
echo
FAIL
>
${
1
}
_
${
2
}
.status
echo
FAIL
>
${
1
}
_
${
2
}
.status
touch .stamp
touch .stamp
exit
0
exit
1
fi
fi
vvp
-N
sim | pv
-l
>
output.txt
vvp
-N
sim | pv
-l
>
output.txt
if
[
$?
!=
0
]
;
then
if
[
$?
!=
0
]
;
then
echo
FAIL
>
${
1
}
_
${
2
}
.status
echo
FAIL
>
${
1
}
_
${
2
}
.status
touch .stamp
touch .stamp
exit
0
exit
1
fi
fi
if
[
"
$2
"
=
"falsify"
]
;
then
if
[
"
$2
"
=
"falsify"
]
;
then
if
cmp output.txt ../work_sim/output.txt
;
then
if
cmp output.txt ../work_sim/output.txt
;
then
echo
FAIL
>
../../
${
1
}
_
${
2
}
.status
echo
FAIL
>
../../
${
1
}
_
${
2
}
.status
exit
1
else
else
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
fi
fi
...
@@ -69,6 +74,7 @@ elif [ "$2" != "sim" ]; then
...
@@ -69,6 +74,7 @@ elif [ "$2" != "sim" ]; then
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
else
else
echo
FAIL
>
../../
${
1
}
_
${
2
}
.status
echo
FAIL
>
../../
${
1
}
_
${
2
}
.status
exit
1
fi
fi
elif
[
"
$2
"
==
"sim"
]
;
then
elif
[
"
$2
"
==
"sim"
]
;
then
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
echo
PASS
>
../../
${
1
}
_
${
2
}
.status
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment