Commit d37f4c67 by Eddie Hung

Remove -tech greenpak4 as that sets -clkpol

parent 5bdf83fc
read_verilog ../top.v
synth_greenpak4 -run begin:map_luts
shregmap -tech greenpak4 -match -enpol any
shregmap -match -enpol any
design -reset
read_verilog ../top.v
write_verilog synth.v
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment