correct always_latch syntax

bc6412d1 · Miodrag Milanovic · 64ab84a7 · bc6412d1
Commit bc6412d1 authored Nov 30, 2019 by Miodrag Milanovic
Show whitespace changes
Inline Side-by-side

Showing with 1 additions and 1 deletions

frontends/verilog_lexer/top_always.v
+1 -1

No files found.
--- a/frontends/verilog_lexer/top_always.v
+++ b/frontends/verilog_lexer/top_always.v
@@ -6,7 +6,7 @@ module mux2 (S,A,B,Y,Y1);
    always_ff @(*)
 		  Y = (S)? B : A;

-    always_latch @(*)
+    always_latch
 		  Y1 = (~S)? B : A;

 endmodule