Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
5444eb20
Commit
5444eb20
authored
Jul 17, 2019
by
SergeyDegtyar
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add new test to 'equiv'
parent
0343b35f
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
17 additions
and
1 deletions
+17
-1
equiv/Makefile
+1
-1
equiv/scripts/equiv_opt_undef.ys
+16
-0
No files found.
equiv/Makefile
View file @
5444eb20
...
@@ -59,7 +59,7 @@ $(eval $(call template,equiv_add,equiv_add equiv_add_try ))
...
@@ -59,7 +59,7 @@ $(eval $(call template,equiv_add,equiv_add equiv_add_try ))
$(eval
$(call
template,equiv_add_error,equiv_add_module_context
))
$(eval
$(call
template,equiv_add_error,equiv_add_module_context
))
#equiv_opt
#equiv_opt
$(eval
$(call
template,equiv_opt,equiv_opt
equiv_opt_run
equiv_opt_map))
$(eval
$(call
template,equiv_opt,equiv_opt
equiv_opt_run
equiv_opt_map
equiv_opt_undef
))
$(eval
$(call
template,equiv_opt_error,equiv_opt_unknown_option
equiv_opt_no_opt
equiv_opt_fully_selected_des))
$(eval
$(call
template,equiv_opt_error,equiv_opt_unknown_option
equiv_opt_no_opt
equiv_opt_fully_selected_des))
.PHONY
:
all clean
.PHONY
:
all clean
equiv/scripts/equiv_opt_undef.ys
0 → 100644
View file @
5444eb20
read_verilog ../top.v
prep -flatten -top top
splitnets -ports;;
design -stash gold
read_verilog ../synth_top.v
read_verilog ../logic.v
prep -flatten -top top
splitnets -ports;;
design -stash gate
design -copy-from gold -as gold top
design -copy-from gate -as gate top
equiv_make gold gate equiv
equiv_opt -undef equiv_purge
design -reset
read_verilog ../top.v
write_verilog synth.v
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment