Commit 40c3d62a by Miodrag Milanovic

not possible to do write_firrtl after synth

parent 798a4221
......@@ -2,5 +2,4 @@ read_verilog ../top.v
proc
write_firrtl firrtl.firrtl
synth
write_firrtl firrtl2.firrtl
write_verilog synth.v
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment