Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Commits
00e5faef
Commit
00e5faef
authored
Apr 30, 2020
by
Eddie Hung
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add anonymous testcase
parent
778e246a
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
16 additions
and
0 deletions
+16
-0
verific/typerange/enum_anon.sv
+3
-0
verific/typerange/enum_anon.ys
+13
-0
No files found.
verific/typerange/enum_anon.sv
0 → 100644
View file @
00e5faef
module
top
;
enum
{
A
,
B
}
x
;
endmodule
verific/typerange/enum_anon.ys
0 → 100644
View file @
00e5faef
verific -sv enum_anon.sv
hierarchy -top top
select -assert-count 0 a:wiretype
select -assert-count 0 a:enum_value*
select -assert-count 0 a:enum_type
design -reset
read_verilog -sv enum_anon.sv
hierarchy -top top
select -assert-count 0 a:wiretype
select -assert-count 0 a:enum_value*
select -assert-count 1 a:enum_type
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment