Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
Repository
b99c53fe7d6f3cb632e3be226174a192072a3feb
Switch branch/tag
yosys-tests
architecture
synth_xilinx_srl
top.v
Find file
Blame
History
Permalink
Slight tweaks for iverilog
· f292b9fa
Eddie Hung
committed
Feb 28, 2019
f292b9fa
top.v
1.58 KB
Edit
