read_verilog ../top.v proc memory_bram -rules ../rules.v tee -o result.log dump design -reset read_verilog ../top.v synth -top top write_verilog synth.v
