read_verilog ../top.v proc fsm_detect fsm_extract fsm_recode -encoding binary fsm_map fsm fsm -encoding binary fsm -encoding none synth -top top write_verilog synth.v
