read_verilog ../top.v synth_greenpak4 extract_counter design -reset read_verilog ../top.v write_verilog synth.v
