read_verilog ../top.v extract -map ../top.v -ignore_parameters design -reset read_verilog ../top.v proc write_verilog synth.v
