Skip to content

Y
yosys-tests
Switch branch/tag
Find file
Normal viewHistoryPermalink
write_edif_pvector_par.ys 84 Bytes
Newer Older
Add tests for "II architecture" and "III backends"; fix testbench for simple/memory;
f7c7f7c7
 
SergeyDegtyar committed
1 2 3 4 
read_verilog ../top.v
proc
write_edif -pvector par edif.edif
write_verilog synth.v