Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
c67c528485c0523e436d7911795a9907e6265397
c67c528485c0523e436d7911795a9907e6265397
Switch branch/tag
yosys-tests
frontends
verilog_defaults_error
top1.v
Find file
Normal view
History
Permalink
top1.v
79 Bytes
Edit
Newer
Older
Add tests for error messages to 'frontends' group
dd522d08
SergeyDegtyar
committed
5 years ago
1
2
3
4
5
6
7
module
top1
(
input
[
3
:
0
]
S
,
input
[
15
:
0
]
D
,
output
M2
,
M4
,
M8
,
M16
)
;
endmodule