design_copy_to.ys 94 Bytes
Newer Older
1 2 3 4
read_verilog -sv ../top.v
proc
design -save first
tee -o result.log design -copy-to first top