Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
bdf95d1f4b521eace063d29b3d328e05f868f0a1
bdf95d1f4b521eace063d29b3d328e05f868f0a1
Switch branch/tag
yosys-tests
misc
scripts
splice_sel_any_bit.ys
Find file
Normal view
History
Permalink
splice_sel_any_bit.ys
71 Bytes
Edit
Newer
Older
Add and update tests in simple and misc groups
1eff43de
SergeyDegtyar
committed
6 years ago
1
2
read_verilog ../top.v
synth
Add checks for certain cell type into 'misc' tests.
8f683d8f
SergeyDegtyar
committed
5 years ago
3
4
splice -sel_any_bit
tee -o result.log dump
