read_verilog ../top.v synth -top top abc -lut 5 nlutmap -luts 6 -assert tee -o result.log dump write_verilog synth.v
