design_import.ys 93 Bytes
Newer Older
1 2 3 4
read_verilog -sv ../top.v
proc
design -save first
tee -o result.log design -import first top