read_verilog -sv ../top2.v aigmap write_aiger -map tt/tt.map aiger.aiger design -reset read_verilog -sv ../top_clean.v aigmap write_aiger aiger.aiger synth -top top write_verilog synth.v
