read_verilog ../top.v extract -map ../top.v -cell_attr attr design -reset read_verilog ../top.v proc write_verilog synth.v
