read_verilog -sv ../top.v aigmap write_aiger aiger.aiger design -reset read_aiger -clk_name clk -module_name top aiger.aiger design -reset read_verilog -sv ../top.v synth -top top write_verilog synth.v
