read_verilog ../top.v proc memory -bram ../words.v
tee -o result.log dump
design -reset read_verilog ../top.v synth -top top write_verilog synth.v
