read_verilog ../top.v synth_greenpak4 -run begin:map_luts shregmap -tech greenpak4 -keep_before 3 design -reset read_verilog ../top.v write_verilog synth.v
