read_verilog -sv ../top.v synth -top top write_verilog synth.v design -reset read_verilog -sv ../top_clean.v synth -top top write_verilog synth.v
