design_import.ys 85 Bytes
Newer Older
1 2 3 4 5
read_verilog ../top.v
proc
design -save top
design -import top
write_verilog synth.v