Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
Y
yosys-tests
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
yosys-tests
6e06f5d28dc1565e105ffffa49db9d732ed5e7eb
6e06f5d28dc1565e105ffffa49db9d732ed5e7eb
Switch branch/tag
yosys-tests
frontends
scripts
verilog_defines_u.ys
Find file
Normal view
History
Permalink
verilog_defines_u.ys
95 Bytes
Edit
Newer
Older
Add new tests to backends and frontends; Fix some tests from reported issues
7be25b8c
SergeyDegtyar
committed
5 years ago
1
2
3
4
5
verilog_defines -Dtype
verilog_defines -Utype
read_verilog ../top.v
proc
write_verilog synth.v