read_verilog ../top.v shregmap -params -match 2:2 design -reset read_verilog ../top.v write_verilog synth.v
