read_verilog ../top.v memory_collect proc clk2fflogic synth -top top design -reset read_verilog ../top.v synth -top top write_verilog synth.v
