read -formal ../top.v read -incdir ../include_dir design -reset read_verilog ../top.v synth -top top write_verilog synth.v
