read_verilog ../top.v proc fsm_detect fsm_extract fsm_expand -full opt fsm_opt synth -top top write_verilog synth.v
