read_verilog ../top.v proc memory dump -o file.il write_ilang ilang.ilang design -reset read_ilang -overwrite ilang.ilang dump -n -o file1.il write_verilog synth.v
