read_verilog ../top.v design -save top_test extract -map %top_test design -reset read_verilog ../top.v proc write_verilog synth.v
