read_verilog -sv ../top.v aigmap write_aiger -symbols aiger.aiger
design -reset read_verilog -sv ../top_clean.v aigmap write_aiger aiger.aiger
synth -top top write_verilog synth.v