read_verilog ../top.v synth_greenpak4 -run begin:map_luts shregmap -clkpol neg design -reset read_verilog ../top.v write_verilog synth.v
