read_verilog -sv ../top.v aigmap write_xaiger xaiger.xaiger design -reset read_verilog -sv ../top_clean.v aigmap write_xaiger xaiger.xaiger synth -top top write_verilog synth.v
