read_aiger_invalid_reset_literal.ys 102 Bytes
Newer Older
1 2 3 4
read_aiger -clk_name clk -module_name top ../aiger_latch2.aiger

synth -top top
write_verilog synth.v