top.v 2.58 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171
module adff
    ( input [3:0] d, input clk, clr, output reg [3:0] q );
    initial begin
      q = 4'b0000;
    end
	always @( posedge clk, posedge clr )
		if ( clr )
`ifndef BUG
			q <= 4'b0110;
`else
			q <= d;
`endif
		else
            q <= d;
endmodule

module adffn
    ( input [3:0] d, input clk, clr, output reg [3:0] q );
    initial begin
      q = 4'b0100;
    end
	always @( posedge clk, negedge clr )
		if ( !clr )
`ifndef BUG
			q <= 4'b0100;
`else
			q <= d;
`endif
		else
            q <= d;
endmodule

module dffe
    ( input [3:0] d, input clk, en, output reg [3:0] q );
    initial begin
      q = 4'b0010;
    end
	always @( posedge clk)
		if ( en )
`ifndef BUG
			q <= d;
`else
			q <= 4'b0000;
`endif
endmodule

module dffsr
    ( input [3:0] d, input clk, pre, clr, output reg [3:0] q );
    initial begin
      q = 0;
    end
	always @( posedge clk, negedge pre, posedge clr )
		if ( clr )
`ifndef BUG
			q <= 4'b1010;
`else
			q <= d;
`endif
		else if ( !pre )
			q <= 4'b0101;
		else
            q <= d;
endmodule

module dffs
    ( input [3:0] d, input clk, pre, output reg [3:0] q );
    initial begin
      q = 1;
    end
	always @( posedge clk, negedge pre )
		if ( !pre )
			q <= 4'b1111;
		else
            q <= d;
endmodule


module dffse
    ( input [3:0] d, input clk, en, pre, output reg [3:0] q );
    initial begin
      q = 1;
    end
	always @( posedge clk )
		if ( !pre )
			q <= 4'b0101;
		else
			if ( en )
				q <= d;
endmodule

module ndffnsnr
    ( input [3:0] d, input clk, pre, clr, output reg [3:0] q );
    initial begin
      q = 0;
    end
	always @( negedge clk, posedge pre, negedge clr )
		if ( !clr )
`ifndef BUG
			q <= 4'b0010;
`else
			q <= d;
`endif
		else if ( pre )
			q <= 4'b1101;
		else
            q <= d;
endmodule

module top (
input clk,
input clr,
input pre,
input [3:0] a,
output [3:0] b,b1,b2,b3,b4
);

wire b5,b6;

dffsr u_dffsr (
        .clk (clk ),
        .clr (clr),
        .pre (pre),
        .d (a ),
        .q (b )
    );

dffs u_dffs (
        .clk (clk ),
        .pre (pre),
        .d (a ),
        .q (b5 )
    );

dffse u_dffse (
        .clk (clk ),
        .pre (pre),
        .en (en),
        .d (a ),
        .q (b6 )
    );

ndffnsnr u_ndffnsnr (
        .clk (clk ),
        .clr (clr),
        .pre (pre),
        .d (a ),
        .q (b1 )
    );

adff u_adff (
        .clk (clk ),
        .clr (clr),
        .d (a ),
        .q (b2 )
    );

adffn u_adffn (
        .clk (clk ),
        .clr (clr),
        .d (a ),
        .q (b3 )
    );

dffe u_dffe (
        .clk (clk ),
        .en (clr),
        .d (a ),
        .q (b4 )
    );

endmodule