read_verilog ../top.v synth_ice40 opt_lut design -reset read_verilog ../top.v synth -top top write_verilog synth.v
