read_blif ../blif_e1.blif design -reset read_verilog -sv ../top.v synth -top top write_blif blif5.blif write_verilog synth.v
