synth_xilinx_invalid_arch.ys 72 Bytes
Newer Older
1 2 3
read_verilog ../top.v
synth_xilinx -arch zinq7000
write_verilog synth.v