design_as.ys 160 Bytes
Newer Older
1 2 3 4 5
read_verilog -sv ../top.v
proc
design -save first
tee -o result.log design -copy-from first -as top_2 top
tee -o result.log design -copy-to first -as top_2 top