Name |
Last commit
|
Last update |
---|---|---|
src | ||
test | ||
.gitignore | ||
.travis.yml | ||
LICENSE | ||
Makefile | ||
README.md | ||
Setup.hs | ||
stack.yaml | ||
sv2v.cabal |
This is the same as most compilers (e.g. gcc and clang) but also verilog tools (e.g. yosys) output error mesasge in a standardized form. This form can immediately be parsed by IDE tools that can jumping through a list of error messages, placing the cursor at the given file position. This change simply re-arranges the error message printing to conform to that standard. Signed-off-by: Henner Zeller <h.zeller@acm.org>
Name |
Last commit
|
Last update |
---|---|---|
src | Loading commit data... | |
test | Loading commit data... | |
.gitignore | Loading commit data... | |
.travis.yml | Loading commit data... | |
LICENSE | Loading commit data... | |
Makefile | Loading commit data... | |
README.md | Loading commit data... | |
Setup.hs | Loading commit data... | |
stack.yaml | Loading commit data... | |
sv2v.cabal | Loading commit data... |