| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | ||
| SystemVerilog.hs |
- entirely new PackedArray conversion (always flattens) - typedef and struct correctly order packed ranges when combining types - Stmt LHS traversal no longer traverses nested statements to avoid double conversion - Logic conversion applies to `initial` blocks` - new and modified tests to cover these cases
| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | Loading commit data... | |
| SystemVerilog.hs | Loading commit data... |