| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | ||
| SystemVerilog.hs |
Specifically, support has been added for non-ANSI style port declarations where the port declaration is separate from the corresponding net or variable declaration.
| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | Loading commit data... | |
| SystemVerilog.hs | Loading commit data... |