| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | ||
| SystemVerilog.hs |
- dimensions flattening conversion only flattens packed dimensions - conversion for packing arrays when necessary (preserves memories) - added coverage for array with multiple packed dimensions - test runner no longer forbids multi-dim accesses after conversion - Decl and subordinate types derive Ord
| Name |
Last commit
|
Last update |
|---|---|---|
| .. | ||
| SystemVerilog | Loading commit data... | |
| SystemVerilog.hs | Loading commit data... |