Name |
Last commit
|
Last update |
---|---|---|
.. | ||
SystemVerilog | ||
SystemVerilog.hs |
- constant folding supports hex numbers - simplify mod - simplify pow - elaborate !(a == b) into a != b
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
SystemVerilog | Loading commit data... | |
SystemVerilog.hs | Loading commit data... |