Commit 5b4fdfe7 by Zachary Snow

upgrade cabal file format

parent 7e20b741
cabal-version: 2.4
name: sv2v name: sv2v
version: 0.0.3 version: 0.0.3
synopsis: SystemVerilog to Verilog conversion synopsis: SystemVerilog to Verilog conversion
...@@ -8,14 +10,11 @@ category: Language, Hardware, Embedded, Development ...@@ -8,14 +10,11 @@ category: Language, Hardware, Embedded, Development
author: Zachary Snow <zach@zachjs.com>, Tom Hawkins <tomahawkins@gmail.com> author: Zachary Snow <zach@zachjs.com>, Tom Hawkins <tomahawkins@gmail.com>
maintainer: Zachary Snow <zach@zachjs.com> maintainer: Zachary Snow <zach@zachjs.com>
license: BSD3 license: BSD-3-Clause
license-file: LICENSE license-file: LICENSE
license-files: NOTICE license-files: NOTICE
homepage: https://github.com/zachjs/sv2v homepage: https://github.com/zachjs/sv2v
build-type: Simple
cabal-version: >= 1.12
executable sv2v executable sv2v
default-language: Haskell2010 default-language: Haskell2010
main-is: sv2v.hs main-is: sv2v.hs
...@@ -24,15 +23,15 @@ executable sv2v ...@@ -24,15 +23,15 @@ executable sv2v
alex >= 3 && < 4, alex >= 3 && < 4,
happy >= 1 && < 2 happy >= 1 && < 2
build-depends: build-depends:
array, , array
base, , base
cmdargs, , cmdargs
containers, , containers
directory, , directory
filepath, , filepath
githash, , githash
hashable, , hashable
mtl , mtl
other-modules: other-modules:
-- SystemVerilog modules -- SystemVerilog modules
Language.SystemVerilog Language.SystemVerilog
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment