Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
S
sv2v
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
sv2v
Commits
5583eaec
Commit
5583eaec
authored
Apr 23, 2019
by
Dave Eckhardt
Committed by
Zachary Snow
Apr 23, 2019
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
README.md: wording tweaks.
parent
85d22d8d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
3 deletions
+3
-3
README.md
+3
-3
No files found.
README.md
View file @
5583eaec
...
...
@@ -108,8 +108,8 @@ The current test suite is limited. Tests can be run with `make test`.
## Acknowledgements
This project was originally forked from
[
Tom Hawkin's Verilog parser
]
. While the
front end has changed substantially
in adding SystemVerilog support
, his project
was a
s a
great starting point.
front end has changed substantially
to parse a different language
, his project
was a great starting point.
[
Tom Hawkin's Verilog parser
]:
https://github.com/tomahawkins/verilog
...
...
@@ -123,4 +123,4 @@ no prior experience, and has also helped with test cases.
## License
See the
LICENSE file
for copyright and licensing information.
See the
[
LICENSE file
](
LICENSE
)
for copyright and licensing information.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment