Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
S
sv2v
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
sv2v
Commits
50b7bf28
Commit
50b7bf28
authored
Feb 24, 2019
by
Zachary Snow
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
huge pass at revamping AST to be more general, easy to work with
parent
e795109f
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
100 additions
and
47 deletions
+100
-47
Convert/Logic.hs
+4
-4
Convert/PackedArrayFlatten.hs
+20
-28
Convert/Template/Stmt.hs
+3
-5
Convert/Typedef.hs
+73
-10
Language/SystemVerilog/AST.hs
+0
-0
Language/SystemVerilog/Parser/Parse.y
+0
-0
No files found.
Convert/Logic.hs
View file @
50b7bf28
...
@@ -34,8 +34,8 @@ getStmtLHSs :: Stmt -> [LHS]
...
@@ -34,8 +34,8 @@ getStmtLHSs :: Stmt -> [LHS]
getStmtLHSs
(
Block
_
stmts
)
=
concat
$
map
getStmtLHSs
stmts
getStmtLHSs
(
Block
_
stmts
)
=
concat
$
map
getStmtLHSs
stmts
getStmtLHSs
(
Case
kw
e
cases
(
Just
stmt
))
=
(
getStmtLHSs
stmt
)
++
(
getStmtLHSs
$
Case
kw
e
cases
Nothing
)
getStmtLHSs
(
Case
kw
e
cases
(
Just
stmt
))
=
(
getStmtLHSs
stmt
)
++
(
getStmtLHSs
$
Case
kw
e
cases
Nothing
)
getStmtLHSs
(
Case
_
_
cases
Nothing
)
=
concat
$
map
getStmtLHSs
$
map
snd
cases
getStmtLHSs
(
Case
_
_
cases
Nothing
)
=
concat
$
map
getStmtLHSs
$
map
snd
cases
getStmtLHSs
(
BlockingAssignment
lhs
_
)
=
[
lhs
]
getStmtLHSs
(
AsgnBlk
lhs
_
)
=
[
lhs
]
getStmtLHSs
(
NonBlockingAssignment
lhs
_
)
=
[
lhs
]
getStmtLHSs
(
Asgn
lhs
_
)
=
[
lhs
]
getStmtLHSs
(
For
_
_
_
stmt
)
=
getStmtLHSs
stmt
getStmtLHSs
(
For
_
_
_
stmt
)
=
getStmtLHSs
stmt
getStmtLHSs
(
If
_
s1
s2
)
=
(
getStmtLHSs
s1
)
++
(
getStmtLHSs
s2
)
getStmtLHSs
(
If
_
s1
s2
)
=
(
getStmtLHSs
s1
)
++
(
getStmtLHSs
s2
)
getStmtLHSs
(
Timing
_
s
)
=
getStmtLHSs
s
getStmtLHSs
(
Timing
_
s
)
=
getStmtLHSs
s
...
@@ -56,8 +56,8 @@ getRegIdents (AlwaysC _ stmt) =
...
@@ -56,8 +56,8 @@ getRegIdents (AlwaysC _ stmt) =
getRegIdents
_
=
Set
.
empty
getRegIdents
_
=
Set
.
empty
convertModuleItem
::
RegIdents
->
ModuleItem
->
ModuleItem
convertModuleItem
::
RegIdents
->
ModuleItem
->
ModuleItem
convertModuleItem
idents
(
LocalNet
(
Logic
mr
)
ident
val
)
=
convertModuleItem
idents
(
MIDecl
(
Variable
dir
(
Logic
mr
)
ident
a
me
)
)
=
LocalNet
(
t
mr
)
ident
val
MIDecl
$
Variable
dir
(
t
mr
)
ident
a
me
where
where
t
=
if
Set
.
member
ident
idents
then
Reg
else
Wire
t
=
if
Set
.
member
ident
idents
then
Reg
else
Wire
convertModuleItem
idents
(
Generate
items
)
=
Generate
$
map
(
convertGenItem
$
convertModuleItem
idents
)
items
convertModuleItem
idents
(
Generate
items
)
=
Generate
$
map
(
convertGenItem
$
convertModuleItem
idents
)
items
...
...
Convert/PackedArrayFlatten.hs
View file @
50b7bf28
...
@@ -40,7 +40,7 @@ convert = map convertDescription
...
@@ -40,7 +40,7 @@ convert = map convertDescription
convertDescription
::
Description
->
Description
convertDescription
::
Description
->
Description
convertDescription
(
Module
name
ports
items
)
=
convertDescription
(
Module
name
ports
items
)
=
-- Insert the new items right after the
LocalNet
for the item to preserve
-- Insert the new items right after the
Variable
for the item to preserve
-- declaration order, which some toolchains care about.
-- declaration order, which some toolchains care about.
Module
name
ports
$
concat
$
map
addUnflattener
items'
Module
name
ports
$
concat
$
map
addUnflattener
items'
where
where
...
@@ -49,18 +49,18 @@ convertDescription (Module name ports items) =
...
@@ -49,18 +49,18 @@ convertDescription (Module name ports items) =
items'
=
map
(
convertModuleItem
dimMap
)
items
items'
=
map
(
convertModuleItem
dimMap
)
items
outputs
=
Set
.
fromList
$
mapMaybe
getOutput
items
outputs
=
Set
.
fromList
$
mapMaybe
getOutput
items
getOutput
::
ModuleItem
->
Maybe
Identifier
getOutput
::
ModuleItem
->
Maybe
Identifier
getOutput
(
PortDecl
Output
_
ident
)
=
Just
ident
getOutput
(
MIDecl
(
Variable
Output
_
ident
_
_
)
)
=
Just
ident
getOutput
_
=
Nothing
getOutput
_
=
Nothing
getExtraDims
::
ModuleItem
->
Maybe
(
Identifier
,
(
Type
,
Range
))
getExtraDims
::
ModuleItem
->
Maybe
(
Identifier
,
(
Type
,
Range
))
getExtraDims
(
LocalNet
t
ident
_
)
=
getExtraDims
(
MIDecl
(
Variable
_
t
ident
_
_
)
)
=
if
length
rs
>
1
if
length
rs
>
1
then
Just
(
ident
,
(
tf
$
tail
rs
,
head
rs
))
then
Just
(
ident
,
(
tf
$
tail
rs
,
head
rs
))
else
Nothing
else
Nothing
where
(
tf
,
rs
)
=
typeDims
t
where
(
tf
,
rs
)
=
typeDims
t
getExtraDims
_
=
Nothing
getExtraDims
_
=
Nothing
addUnflattener
::
ModuleItem
->
[
ModuleItem
]
addUnflattener
::
ModuleItem
->
[
ModuleItem
]
addUnflattener
(
LocalNet
t
ident
val
)
=
addUnflattener
(
orig
@
(
MIDecl
(
Variable
_
_
ident
_
_
))
)
=
LocalNet
t
ident
val
:
orig
:
case
Map
.
lookup
ident
dimMap
of
case
Map
.
lookup
ident
dimMap
of
Nothing
->
[]
Nothing
->
[]
Just
desc
->
unflattener
outputs
(
ident
,
desc
)
Just
desc
->
unflattener
outputs
(
ident
,
desc
)
...
@@ -84,10 +84,10 @@ simplify other = other
...
@@ -84,10 +84,10 @@ simplify other = other
unflattener
::
Set
.
Set
Identifier
->
(
Identifier
,
(
Type
,
Range
))
->
[
ModuleItem
]
unflattener
::
Set
.
Set
Identifier
->
(
Identifier
,
(
Type
,
Range
))
->
[
ModuleItem
]
unflattener
outputs
(
arr
,
(
t
,
(
majorHi
,
majorLo
)))
=
unflattener
outputs
(
arr
,
(
t
,
(
majorHi
,
majorLo
)))
=
[
Comment
$
"sv2v packed-array-flatten unflattener for "
++
arr
[
Comment
$
"sv2v packed-array-flatten unflattener for "
++
arr
,
LocalNet
t
arrUnflat
(
Left
[(
majorHi
,
majorLo
)])
,
MIDecl
$
Variable
Local
t
arrUnflat
[(
majorHi
,
majorLo
)]
Nothing
,
Generate
,
Generate
[
GenModuleItem
$
Genvar
index
[
GenModuleItem
$
Genvar
index
,
GenModuleItem
$
MI
IntegerV
$
IntegerV
(
arrUnflat
++
"_repeater_index"
)
(
Right
Nothing
)
,
GenModuleItem
$
MI
Decl
$
Variable
Local
IntegerT
(
arrUnflat
++
"_repeater_index"
)
[]
Nothing
,
GenFor
,
GenFor
(
index
,
majorLo
)
(
index
,
majorLo
)
(
BinOp
Le
(
Ident
index
)
majorHi
)
(
BinOp
Le
(
Ident
index
)
majorHi
)
...
@@ -110,7 +110,7 @@ unflattener outputs (arr, (t, (majorHi, majorLo))) =
...
@@ -110,7 +110,7 @@ unflattener outputs (arr, (t, (majorHi, majorLo))) =
(
minorHi
,
minorLo
)
=
head
$
snd
$
typeDims
t
(
minorHi
,
minorLo
)
=
head
$
snd
$
typeDims
t
size
=
simplify
$
BinOp
Add
(
BinOp
Sub
minorHi
minorLo
)
(
Number
"1"
)
size
=
simplify
$
BinOp
Add
(
BinOp
Sub
minorHi
minorLo
)
(
Number
"1"
)
localparam
::
Identifier
->
Expr
->
GenItem
localparam
::
Identifier
->
Expr
->
GenItem
localparam
x
v
=
GenModuleItem
$
MI
Localparam
$
Localparam
Nothing
x
v
localparam
x
v
=
GenModuleItem
$
MI
Decl
$
Localparam
(
Implicit
[]
)
x
v
origRange
=
(
(
BinOp
Add
(
Ident
startBit
)
origRange
=
(
(
BinOp
Add
(
Ident
startBit
)
(
BinOp
Sub
size
(
Number
"1"
)))
(
BinOp
Sub
size
(
Number
"1"
)))
,
Ident
startBit
)
,
Ident
startBit
)
...
@@ -120,16 +120,13 @@ typeDims (Reg r) = (Reg , r)
...
@@ -120,16 +120,13 @@ typeDims (Reg r) = (Reg , r)
typeDims
(
Wire
r
)
=
(
Wire
,
r
)
typeDims
(
Wire
r
)
=
(
Wire
,
r
)
typeDims
(
Logic
r
)
=
(
Logic
,
r
)
typeDims
(
Logic
r
)
=
(
Logic
,
r
)
typeDims
(
Alias
t
r
)
=
(
Alias
t
,
r
)
typeDims
(
Alias
t
r
)
=
(
Alias
t
,
r
)
typeDims
(
Implicit
r
)
=
(
Implicit
,
r
)
typeDims
(
IntegerT
)
=
(
error
"ranges cannot be applied to IntegerT"
,
[]
)
typeDims
(
Enum
t
v
r
)
=
(
Enum
t
v
,
r
)
typeDims
(
Enum
t
v
r
)
=
(
Enum
t
v
,
r
)
prefix
::
Identifier
->
Identifier
prefix
::
Identifier
->
Identifier
prefix
ident
=
"_sv2v_"
++
ident
prefix
ident
=
"_sv2v_"
++
ident
rewriteRangesOrAssignment
::
DimMap
->
RangesOrAssignment
->
RangesOrAssignment
rewriteRangesOrAssignment
dimMap
(
Right
(
Just
e
))
=
Right
$
Just
$
rewriteExpr
dimMap
e
rewriteRangesOrAssignment
_
other
=
other
rewriteRange
::
DimMap
->
Range
->
Range
rewriteRange
::
DimMap
->
Range
->
Range
rewriteRange
dimMap
(
a
,
b
)
=
(
r
a
,
r
b
)
rewriteRange
dimMap
(
a
,
b
)
=
(
r
a
,
r
b
)
where
r
=
rewriteExpr
dimMap
where
r
=
rewriteExpr
dimMap
...
@@ -208,8 +205,8 @@ rewriteStmt dimMap orig = rs orig
...
@@ -208,8 +205,8 @@ rewriteStmt dimMap orig = rs orig
case
def
of
case
def
of
Nothing
->
Nothing
Nothing
->
Nothing
Just
stmt
->
Just
$
rs
stmt
Just
stmt
->
Just
$
rs
stmt
rs
(
BlockingAssignment
lhs
expr
)
=
convertAssignment
BlockingAssignment
lhs
expr
rs
(
AsgnBlk
lhs
expr
)
=
convertAssignment
AsgnBlk
lhs
expr
rs
(
NonBlockingAssignment
lhs
expr
)
=
convertAssignment
NonBlockingAssignment
lhs
expr
rs
(
Asgn
lhs
expr
)
=
convertAssignment
Asgn
lhs
expr
rs
(
For
(
x1
,
e1
)
cc
(
x2
,
e2
)
stmt
)
=
For
(
x1
,
e1'
)
cc'
(
x2
,
e2'
)
(
rs
stmt
)
rs
(
For
(
x1
,
e1
)
cc
(
x2
,
e2
)
stmt
)
=
For
(
x1
,
e1'
)
cc'
(
x2
,
e2'
)
(
rs
stmt
)
where
where
e1'
=
rewriteExpr
dimMap
e1
e1'
=
rewriteExpr
dimMap
e1
...
@@ -236,18 +233,15 @@ rewriteStmt dimMap orig = rs orig
...
@@ -236,18 +233,15 @@ rewriteStmt dimMap orig = rs orig
constructor
(
rewriteLHS
dimMap
lhs
)
(
rewriteExpr
dimMap
expr
)
constructor
(
rewriteLHS
dimMap
lhs
)
(
rewriteExpr
dimMap
expr
)
convertModuleItem
::
DimMap
->
ModuleItem
->
ModuleItem
convertModuleItem
::
DimMap
->
ModuleItem
->
ModuleItem
convertModuleItem
dimMap
(
LocalNet
t
x
val
)
=
convertModuleItem
dimMap
(
MIDecl
(
Variable
d
t
x
a
me
)
)
=
if
Map
.
member
x
dimMap
if
Map
.
member
x
dimMap
then
LocalNet
t'
x
val
'
then
MIDecl
$
Variable
d
t'
x
a'
me
'
else
LocalNet
t
x
val
'
else
MIDecl
$
Variable
d
t
x
a'
me
'
where
where
(
tf
,
rs
)
=
typeDims
t
(
tf
,
rs
)
=
typeDims
t
t'
=
tf
$
flattenRanges
rs
t'
=
tf
$
flattenRanges
rs
val'
=
rewriteRangesOrAssignment
dimMap
val
a'
=
map
(
rewriteRange
dimMap
)
a
convertModuleItem
dimMap
(
PortDecl
dir
rs
x
)
=
me'
=
maybe
Nothing
(
Just
.
rewriteExpr
dimMap
)
me
if
Map
.
member
x
dimMap
then
PortDecl
dir
(
flattenRanges
rs
)
x
else
PortDecl
dir
rs
x
convertModuleItem
dimMap
(
Generate
items
)
=
convertModuleItem
dimMap
(
Generate
items
)
=
Generate
$
map
(
convertGenItem
dimMap
)
items
Generate
$
map
(
convertGenItem
dimMap
)
items
convertModuleItem
dimMap
(
Assign
lhs
expr
)
=
convertModuleItem
dimMap
(
Assign
lhs
expr
)
=
...
@@ -264,11 +258,9 @@ convertModuleItem dimMap (Instance m params x (Just l)) =
...
@@ -264,11 +258,9 @@ convertModuleItem dimMap (Instance m params x (Just l)) =
convertPortBinding
::
PortBinding
->
PortBinding
convertPortBinding
::
PortBinding
->
PortBinding
convertPortBinding
(
p
,
Nothing
)
=
(
p
,
Nothing
)
convertPortBinding
(
p
,
Nothing
)
=
(
p
,
Nothing
)
convertPortBinding
(
p
,
Just
e
)
=
(
p
,
Just
$
rewriteExpr
dimMap
e
)
convertPortBinding
(
p
,
Just
e
)
=
(
p
,
Just
$
rewriteExpr
dimMap
e
)
convertModuleItem
_
(
Comment
x
)
=
Comment
x
convertModuleItem
_
(
Comment
x
)
=
Comment
x
convertModuleItem
_
(
Genvar
x
)
=
Genvar
x
convertModuleItem
_
(
Genvar
x
)
=
Genvar
x
convertModuleItem
_
(
MIParameter
x
)
=
MIParameter
x
convertModuleItem
_
(
MIDecl
x
)
=
MIDecl
x
convertModuleItem
_
(
MILocalparam
x
)
=
MILocalparam
x
convertModuleItem
_
(
MIIntegerV
x
)
=
MIIntegerV
x
convertGenItem
::
DimMap
->
GenItem
->
GenItem
convertGenItem
::
DimMap
->
GenItem
->
GenItem
convertGenItem
dimMap
item
=
convertGenItem'
item
convertGenItem
dimMap
item
=
convertGenItem'
item
...
...
Convert/Template/Stmt.hs
View file @
50b7bf28
...
@@ -32,11 +32,9 @@ convertStmt f = f . convertStmt'
...
@@ -32,11 +32,9 @@ convertStmt f = f . convertStmt'
Case
kw
expr
cases'
def'
Case
kw
expr
cases'
def'
where
where
cases'
=
map
(
\
(
exprs
,
stmt
)
->
(
exprs
,
cs
stmt
))
cases
cases'
=
map
(
\
(
exprs
,
stmt
)
->
(
exprs
,
cs
stmt
))
cases
def'
=
case
def
of
def'
=
maybe
Nothing
(
Just
.
cs
)
def
Nothing
->
Nothing
convertStmt'
(
AsgnBlk
lhs
expr
)
=
AsgnBlk
lhs
expr
Just
stmt
->
Just
(
cs
stmt
)
convertStmt'
(
Asgn
lhs
expr
)
=
Asgn
lhs
expr
convertStmt'
(
BlockingAssignment
lhs
expr
)
=
BlockingAssignment
lhs
expr
convertStmt'
(
NonBlockingAssignment
lhs
expr
)
=
NonBlockingAssignment
lhs
expr
convertStmt'
(
For
a
b
c
stmt
)
=
For
a
b
c
(
cs
stmt
)
convertStmt'
(
For
a
b
c
stmt
)
=
For
a
b
c
(
cs
stmt
)
convertStmt'
(
If
e
s1
s2
)
=
If
e
(
cs
s1
)
(
cs
s2
)
convertStmt'
(
If
e
s1
s2
)
=
If
e
(
cs
s1
)
(
cs
s2
)
convertStmt'
(
Timing
sense
stmt
)
=
Timing
sense
(
cs
stmt
)
convertStmt'
(
Timing
sense
stmt
)
=
Timing
sense
(
cs
stmt
)
...
...
Convert/Typedef.hs
View file @
50b7bf28
...
@@ -2,13 +2,11 @@
...
@@ -2,13 +2,11 @@
- Author: Zachary Snow <zach@zachjs.com>
- Author: Zachary Snow <zach@zachjs.com>
-
-
- Conversion for `typedef`
- Conversion for `typedef`
-
- Aliased types can (probably) appear in all item declarations, including
- modules, blocks, and function parameters.
-}
-}
-- TODO: Right now we only support typedefs for module data items. Function
-- parameters, block items, etc., probably support typedefs, too.
-- TODO FIXME XXX: `Cast` contains a type, which we'll need to resolve/convert?
module
Convert.Typedef
(
convert
)
where
module
Convert.Typedef
(
convert
)
where
import
Data.Maybe
import
Data.Maybe
...
@@ -37,9 +35,11 @@ convertDescription types (Module name ports items) =
...
@@ -37,9 +35,11 @@ convertDescription types (Module name ports items) =
convertDescription
_
other
=
other
convertDescription
_
other
=
other
resolveType
::
Types
->
Type
->
Type
resolveType
::
Types
->
Type
->
Type
resolveType
_
(
Reg
rs
)
=
Reg
rs
resolveType
_
(
Reg
rs
)
=
Reg
rs
resolveType
_
(
Wire
rs
)
=
Wire
rs
resolveType
_
(
Wire
rs
)
=
Wire
rs
resolveType
_
(
Logic
rs
)
=
Logic
rs
resolveType
_
(
Logic
rs
)
=
Logic
rs
resolveType
_
(
Implicit
rs
)
=
Implicit
rs
resolveType
_
(
IntegerT
)
=
IntegerT
resolveType
_
(
Enum
Nothing
vals
rs
)
=
Enum
Nothing
vals
rs
resolveType
_
(
Enum
Nothing
vals
rs
)
=
Enum
Nothing
vals
rs
resolveType
types
(
Enum
(
Just
t
)
vals
rs
)
=
Enum
(
Just
$
resolveType
types
t
)
vals
rs
resolveType
types
(
Enum
(
Just
t
)
vals
rs
)
=
Enum
(
Just
$
resolveType
types
t
)
vals
rs
resolveType
types
(
Alias
st
rs1
)
=
resolveType
types
(
Alias
st
rs1
)
=
...
@@ -48,9 +48,72 @@ resolveType types (Alias st rs1) =
...
@@ -48,9 +48,72 @@ resolveType types (Alias st rs1) =
(
Wire
rs2
)
->
Wire
$
rs2
++
rs1
(
Wire
rs2
)
->
Wire
$
rs2
++
rs1
(
Logic
rs2
)
->
Logic
$
rs2
++
rs1
(
Logic
rs2
)
->
Logic
$
rs2
++
rs1
(
Enum
t
v
rs2
)
->
Enum
t
v
$
rs2
++
rs1
(
Enum
t
v
rs2
)
->
Enum
t
v
$
rs2
++
rs1
(
Implicit
rs2
)
->
Implicit
$
rs2
++
rs1
(
IntegerT
)
->
error
$
"resolveType encountered packed `integer` on "
++
st
(
Alias
_
_
)
->
error
$
"resolveType invariant failed on "
++
st
(
Alias
_
_
)
->
error
$
"resolveType invariant failed on "
++
st
convertDecl
::
Types
->
Decl
->
Decl
convertDecl
types
decl
=
case
decl
of
Parameter
t
x
e
->
Parameter
(
rt
t
)
x
(
re
e
)
Localparam
t
x
e
->
Localparam
(
rt
t
)
x
(
re
e
)
Variable
d
t
x
a
me
->
Variable
d
(
rt
t
)
x
a
me'
where
me'
=
if
isJust
me
then
Just
(
re
$
fromJust
me
)
else
me
where
rt
=
resolveType
types
re
=
convertExpr
types
convertModuleItem
::
Types
->
ModuleItem
->
ModuleItem
convertModuleItem
::
Types
->
ModuleItem
->
ModuleItem
convertModuleItem
types
(
LocalNet
t
ident
val
)
=
convertModuleItem
types
(
MIDecl
decl
)
=
LocalNet
(
resolveType
types
t
)
ident
val
MIDecl
$
convertDecl
types
decl
convertModuleItem
types
(
Function
t
x
decls
stmt
)
=
Function
(
resolveType
types
t
)
x
(
map
(
convertDecl
types
)
decls
)
(
convertStmt
types
stmt
)
convertModuleItem
types
(
Assign
lhs
expr
)
=
Assign
lhs
(
convertExpr
types
expr
)
convertModuleItem
types
(
AlwaysC
kw
stmt
)
=
AlwaysC
kw
(
convertStmt
types
stmt
)
convertModuleItem
_
other
=
other
convertModuleItem
_
other
=
other
convertStmt
::
Types
->
Stmt
->
Stmt
convertStmt
types
=
rs
where
rd
=
convertDecl
types
re
=
convertExpr
types
rs
::
Stmt
->
Stmt
rs
(
Block
header
stmts
)
=
Block
header'
(
map
rs
stmts
)
where
header'
=
maybe
Nothing
(
\
(
x
,
decls
)
->
Just
(
x
,
map
rd
decls
))
header
rs
(
Case
kw
e
cases
def
)
=
Case
kw
(
re
e
)
(
map
convertCase
cases
)
def'
where
convertCase
(
exprs
,
stmt
)
=
(
map
re
exprs
,
rs
stmt
)
def'
=
maybe
Nothing
(
Just
.
rs
)
def
rs
(
AsgnBlk
lhs
expr
)
=
AsgnBlk
lhs
(
re
expr
)
rs
(
Asgn
lhs
expr
)
=
Asgn
lhs
(
re
expr
)
rs
(
For
(
x1
,
e1
)
e
(
x2
,
e2
)
stmt
)
=
For
(
x1
,
re
e1
)
(
re
e
)
(
x2
,
re
e2
)
(
rs
stmt
)
rs
(
If
e
s1
s2
)
=
If
(
re
e
)
(
rs
s1
)
(
rs
s2
)
rs
(
Timing
sense
stmt
)
=
Timing
sense
(
rs
stmt
)
rs
(
Null
)
=
Null
convertExpr
::
Types
->
Expr
->
Expr
convertExpr
types
=
re
where
re
::
Expr
->
Expr
re
(
String
s
)
=
String
s
re
(
Number
s
)
=
Number
s
re
(
ConstBool
b
)
=
ConstBool
b
re
(
Ident
i
)
=
Ident
i
re
(
IdentRange
i
r
)
=
IdentRange
i
r
re
(
IdentBit
i
e
)
=
IdentBit
i
(
re
e
)
re
(
Repeat
e
l
)
=
Repeat
(
re
e
)
(
map
re
l
)
re
(
Concat
l
)
=
Concat
(
map
re
l
)
re
(
Call
f
l
)
=
Call
f
(
map
re
l
)
re
(
UniOp
o
e
)
=
UniOp
o
(
re
e
)
re
(
BinOp
o
e1
e2
)
=
BinOp
o
(
re
e1
)
(
re
e2
)
re
(
Mux
e1
e2
e3
)
=
Mux
(
re
e1
)
(
re
e2
)
(
re
e3
)
re
(
Bit
e
n
)
=
Bit
(
re
e
)
n
-- This is the reason we have to convert expressions in this module.
re
(
Cast
t
e
)
=
Cast
(
resolveType
types
t
)
(
re
e
)
Language/SystemVerilog/AST.hs
View file @
50b7bf28
This diff is collapsed.
Click to expand it.
Language/SystemVerilog/Parser/Parse.y
View file @
50b7bf28
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment